

FIG. 1




FIG. 2-1

FIG. 2-1  
FIG. 2-2

FIG. 2




FIG. 2-2






FIG. 4



1

1




FIG. 6



FIG. 7-1

FIG. 7-2

FIG. 7




FIG. 7-1

FIG. 7-2




FIG. 7-2

11/17/2009 11:17






FIG. 7A

SINGLE QUADWORD WRITE FOLLOWED BY A SINGLE QUADWORD READ

WITHOUT ACTIVE MEMORY OPTIMIZATION



WITH ACTIVE MEMORY OPTIMIZATION



WHERE  $T_{rcd}$  = RAS to CAS delay

$T_{dpl}$  = DATA Input to Precharge Delay

$T_{rp}$  = Time to Precharge

FIG. 7B





FIG. 8








FIG. 8-2

4 WRITES AND 4 READS FOLLOWED BY MORE READS WITH OPTIMIZATION



4 WRITES AND 4 READS WITHOUT OPTIMIZATION



10 CYCLES VS. 14.

FIG. 8A

FIG. 8A





FIG. 9-1

FIG. 9

FIG. 9-1

FIG. 9-2





<p><b>ATU NOTES:</b></p> <p>a) CORE TO FBoxRegs: USE sram_push_data_bus</p> <p>b) CORE TO FBI Regs: USE PRIVATE ATU/FBI cmd/data bus</p> <p>c) CORE READS FBoxRegs: USE Sram_pull_data_bus</p> <p>d) CORE READS FBI Regs: USE sram_push_data_bus (UNLESS sram APPEAR FAKE ANOTHER Fbox To FBI ON sram_push_bus)</p>	<p><b>Card_Req_R&lt;2:0&gt;</b> 000 NONE 001 Sram Chain 010 SDR Chain 011 Sram 100 SDR 101 FBI 110 PCI 111</p> <p><b>Tx_CMD_drv_en_R&lt;1:0&gt;</b> 0 NONE 1 GRANT</p>	<p><b>Sdram_puXX_addr_R&lt;6:0&gt;</b> [4:0] xfer_reg_addr IF NOT TFIFO [6:0] TFIFO_addr</p> <p><b>Sdram_puXX_ID_R&lt;6:0&gt;</b> 0 - 5 Fboxes 8 - 13 Fboxes-csr 6 fbl 15 nop</p>	<p><b>Sdram_puXX_addr_R&lt;6:0&gt;</b> [4:0] xfer_reg_addr</p> <p><b>Sdram_puXX_ID_R&lt;6:0&gt;</b> 0 - 5 Fboxes 8 - 13 Fboxes-csr 6 fbl 15 nop</p>	<p><b>Fbox BRANCH/Ctx CHOICES</b></p> <p>1) FBI_adone 2) FBI_auto_push 3) lthread_adone 4) signal_rec_cxt 5) Seq#1_change 6) Seq#2_change 7) SRAM_adone 8) SDRAM_adone 9) volunteer_cxt_swap 10) Req_req_available 11) SDRAM rd parity err 12) Fbox_push_protect 13) ccodes, contexts and kill</p> <p>br / ctx br / ctx br / ctx br / ctx (flag) br / ctx (flag) br / ctx br / ctx br / ctx ctx (flag) br br (flag) br</p>
---	--	---	---	--

FIG. 9-2